“RISC architecture is going to change everything.” — Acid Burn
In the last few years, we’ve seen an explosion of RISC-V CPU designs, especially on FPGA. Thankfully, RISC-V is also ideal for assembly programming with its compact, easy-to-learn instruction set. This mini-series will help you learn and understand 32-bit RISC-V instructions (RV32) and the RISC-V ABI. The first part covers register addition, subtraction, logical operations, shifts, and the often overlooked set instructions.