This is an interesting examination of intel architecture history from the perspective of what micro-ops are used for a simple x86 loop and if they qualify as “RISC”.